Level shifting hot swappable $\mathrm{I}^{2} \mathrm{C}$-bus and SMBus bus buffer
Rev. 04 - 19 August 2009
Product data sheet

## 1. General description

The PCA9512A is a hot swappable $\mathrm{I}^{2} \mathrm{C}$-bus and SMBus buffer that allows I/O card insertion into a live backplane without corruption of the data and clock buses and includes two dedicated supply voltage pins to provide level shifting between 3.3 V and 5 V systems while maintaining the best noise margin for each voltage level. Either pin may be powered with supply voltages ranging from 2.7 V to 5.5 V with no constraints on which supply voltage is higher. Control circuitry prevents the backplane from being connected to the card until a stop bit or bus idle occurs on the backplane without bus contention on the card. When the connection is made, the PCA9512A provides bidirectional buffering, keeping the backplane and card capacitances isolated.

The PCA9512A rise time accelerator circuitry allows the use of weaker DC pull-up currents while still meeting rise time requirements. The PCA9512A incorporates a digital input pin that enables and disables the rise time accelerators on all four SDAn and SCLn pins.

During insertion, the PCA9512A SDAn and SCLn pins are precharged to 1 V to minimize the current required to charge the parasitic capacitance of the chip.

The dynamic offset design of the PCA9510A/11A/12A/13A/14A I/O drivers allow them to be connected to another PCA9510A/11A/12A/13A/14A device in series or in parallel and to the A side of the PCA9517. The PCA9510A/11A/12A/13A/14A cannot connect to the static offset I/Os used on the PCA9515/15A/16/16A/18, PCA9517 B side, or P82B96 Sx/y side.

## 2. Features

[^0]■ ESD protection exceeds 2000 V HBM per JESD22-A114, 200 V MM per JESD22-A115, and 1000 V CDM per JESD22-C101
■ Latch-up testing is done to JEDEC Standard JESD78 which exceeds 100 mA

- Packages offered: SO8, TSSOP8 (MSOP8)


## 3. Applications

- cPCI, VME, AdvancedTCA cards and other multipoint backplane cards that are required to be inserted or removed from an operating system


## 4. Feature selection

Table 1. Feature selection chart

| Feature | PCA9510A | PCA9511A | PCA9512A | PCA9513A | PCA9514A |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Idle detect | yes | yes | yes | yes | yes |
| High-impedance SDAn, SCLn pins for $\mathrm{V}_{\mathrm{CC}}=0 \mathrm{~V}$ | yes | yes | yes | yes | yes |
| Rise time accelerator circuitry on SDAn and SCLn pins | - | yes | yes | yes | yes |
| Rise time accelerator circuitry hardware disable pin for lightly loaded systems | - | - | yes | - | - |
| Rise time accelerator threshold 0.8 V versus 0.6 V improves noise margin | - | - | - | yes | yes |
| Ready open-drain output | yes | yes | - | yes | yes |
| Two $\mathrm{V}_{\mathrm{CC}}$ pins to support 5 V to 3.3 V level translation with improved noise margins | - | - | yes | - | - |
| 1 V precharge on all SDAn and SCLn pins | in only | yes | yes | - | - |
| $92 \mu \mathrm{~A}$ current source on SCLIN and SDAIN for PICMG applications | - | - | - | yes | - |

## 5. Ordering information

Table 2. Ordering information
$T_{\text {amb }}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$

| Type number | Topside mark | Package |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Name | Description | Version |
| PCA9512AD | PA9512A | SO8 | plastic small outline package; 8 leads; body width 3.9 mm | SOT96-1 |
| PCA9512ADP | 9512A | TSSOP8[1] | plastic thin shrink small outline package; 8 leads; body width 3 mm | SOT505-1 |

[^1]Standard packing quantities and other packaging data are available at the NXP web site.

## 6. Block diagram



Fig 1. Block diagram of PCA9512A

## 7. Pinning information

### 7.1 Pinning



Fig 2. Pin configuration for SO


Fig 3. Pin configuration for TSSOP8

### 7.2 Pin description

Table 3. Pin description

| Symbol | Pin | Description <br> VCC2 |
| :--- | :--- | :--- |
| 1 | Supply voltage for devices on the card I2C-bus. Connect pull-up resistors <br> from SDAOUT and SCLOUT to this pin. |  |
| SCLOUT | 2 | serial clock output to and from the SCL bus on the card |
| SCLIN | 3 | serial clock input to and from the SCL bus on the backplane |
| GND | 4 | ground supply; connect this pin to a ground plane for best results. |
| ACC | 5 | CMOS threshold digital input pin that enables and disables the rise time <br> accelerators on all four SDAn and SCLn pins. ACC enables all accelerators <br> when set to $V_{C C 2}$, and turns them off when set to GND. |
| SDAIN | 6 | serial data input to and from the SDA bus on the backplane |
| SDAOUT | 7 | serial data output to and from the SDA bus on the card |
| $V_{C C}$ | 8 | supply voltage; from the backplane, connect pull-up resistors from SDAIN <br> and SCLIN to this pin. |

## 8. Functional description

Refer to Figure 1 "Block diagram of PCA9512A".

### 8.1 Start-up

When the PCA9512A is powered up, either $\mathrm{V}_{\mathrm{CC}}$ or $\mathrm{V}_{\mathrm{C} C 2}$ may rise first and either may be more positive or they may be equal, however the PCA9512A will not leave the undervoltage lock out or initialization state until both $V_{C C}$ and $V_{C C 2}$ have gone above 2.5 V. If either $\mathrm{V}_{\mathrm{CC}}$ or $\mathrm{V}_{\mathrm{CC} 2}$ drops below 2.0 V it will return to the undervoltage lock out state. In the undervoltage lock out state the connection circuitry is disabled, the rise time accelerators are disabled, and the precharge circuitry is also disabled. After both $\mathrm{V}_{\mathrm{CC}}$ and $\mathrm{V}_{\mathrm{CC} 2}$ are valid, independent of which is higher, the PCA9512A enters the initialization state; during this state the 1 V precharge circuitry is activated and pulls up the SDAn and SCLn pins to 1 V through individual $100 \mathrm{k} \Omega$ nominal resistors. At the end of the initialization state the 'Stop bit and bus idle' detect circuit is enabled. When all the SDAn and SCLn pins have been HIGH for the bus idle time or when all pins are HIGH and a

STOP condition is seen on the SDAIN and SCLIN pins, the connect circuitry is activated, connecting SDAIN to SDAOUT and SCLIN to SCLOUT. The 1 V precharge circuitry is disabled when the connection is made, unless the ACC pin is LOW; the rise time accelerators are enabled at this time also.

### 8.2 Connect circuitry

Once the connection circuitry is activated, the behavior of SDAIN and SDAOUT as well as SCLIN and SCLOUT become identical, with each acting as a bidirectional buffer that isolates the input bus capacitance from the output bus capacitance while communicating. If $\mathrm{V}_{\mathrm{CC}} \neq \mathrm{V}_{\mathrm{CC}}$, then a level shifting function is performed between input and output. A LOW forced on either SDAIN or SDAOUT will cause the other pin to be driven to a LOW by the PCA9512A. The same is also true for the SCLn pins. Noise between $0.7 \mathrm{~V}_{C C}$ and $\mathrm{V}_{C C}$ on the SDAIN and SCLIN pins, and $0.7 \mathrm{~V}_{\mathrm{CC} 2}$ and $\mathrm{V}_{\mathrm{CC} 2}$ on the SDAOUT and SCLOUT pins is generally ignored because a falling edge is only recognized when it falls below $0.7 \mathrm{~V}_{\mathrm{CC}}$ for SDAIN and SCLIN (or $0.7 \mathrm{~V}_{\mathrm{CC} 2}$ for SDAOUT and SCLOUT pins) with a slew rate of at least $1.25 \mathrm{~V} / \mu \mathrm{s}$. When a falling edge is seen on one pin, the other pin in the pair turns on a pull-down driver that is referenced to a small voltage above the falling pin. The driver will pull the pin down at a slew rate determined by the driver and the load. The first falling pin may have a fast or slow slew rate; if it is faster than the pull-down slew rate, then the initial pull-down rate will continue until it is LOW. If the first falling pin has a slow slew rate, then the second pin will be pulled down at its initial slew rate only until it is just above the first pin voltage then they will both continue down at the slew rate of the first.

Once both sides are LOW they will remain LOW until all the external drivers have stopped driving LOWs. If both sides are being driven LOW to the same (or nearly the same) value by external drivers, which is the case for clock stretching and is typically the case for acknowledge, and one side external driver stops driving, that pin will rise and rise above the nominal offset voltage until the internal driver catches up and pulls it back down to the offset voltage. This bounce is worst for low capacitances and low resistances, and may become excessive. When the last external driver stops driving a LOW, that pin will bounce up and settle out just above the other pin as both rise together with a slew rate determined by the internal slew rate control and the RC time constant. As long as the slew rate is at least $1.25 \mathrm{~V} / \mu \mathrm{s}$, when the pin voltage exceeds 0.6 V , the rise time accelerator circuits are turned on and the pull-down driver is turned off. If the ACC pin is LOW, the rise time accelerator circuits will be disabled, but the pull-down driver will still turn off.

### 8.3 Maximum number of devices in series

Each buffer adds about 0.1 V dynamic level offset at $25^{\circ} \mathrm{C}$ with the offset larger at higher temperatures. Maximum offset $\left(\mathrm{V}_{\text {offset }}\right)$ is 0.150 V with a $10 \mathrm{k} \Omega$ pull-up resistor. The LOW level at the signal origination end (master) is dependent upon the load and the only specification point is the $\mathrm{I}^{2} \mathrm{C}$-bus specification of 3 mA will produce $\mathrm{V}_{\mathrm{OL}}<0.4 \mathrm{~V}$, although if lightly loaded the $\mathrm{V}_{\mathrm{OL}}$ may be $\sim 0.1 \mathrm{~V}$. Assuming $\mathrm{V}_{\mathrm{OL}}=0.1 \mathrm{~V}$ and $\mathrm{V}_{\text {offset }}=0.1 \mathrm{~V}$, the level after four buffers would be 0.5 V , which is only about 0.1 V below the threshold of the rising edge accelerator (about 0.6 V ). With great care a system with four buffers may work, but as the $\mathrm{V}_{\mathrm{OL}}$ moves up from 0.1 V , noise or bounces on the line will result in firing the rising edge accelerator thus introducing false clock edges. Generally it is recommended to limit the number of buffers in series to two, and to keep the load light to minimize the offset.

The PCA9510A (rise time accelerator is permanently disabled) and the PCA9512A (rise time accelerator can be turned off) are a little different with the rise time accelerator turned off because the rise time accelerator will not pull the node up, but the same logic that turns on the accelerator turns the pull-down off. If the $\mathrm{V}_{\text {IL }}$ is above $\sim 0.6 \mathrm{~V}$ and a rising edge is detected, the pull-down will turn off and will not turn back on until a falling edge is detected


Fig 4. System with 3 buffers connected to common node
Consider a system with three buffers connected to a common node and communication between the Master and Slave $B$ that are connected at either end of buffer $A$ and buffer $B$ in series as shown in Figure 4. Consider if the $\mathrm{V}_{\mathrm{OL}}$ at the input of buffer A is 0.3 V and the $\mathrm{V}_{\mathrm{OL}}$ of Slave B (when acknowledging) is 0.4 V with the direction changing from Master to Slave B and then from Slave B to Master. Before the direction change you would observe $\mathrm{V}_{\text {IL }}$ at the input of buffer A of 0.3 V and its output, the common node, is $\sim 0.4 \mathrm{~V}$. The output of buffer B and buffer C would be $\sim 0.5 \mathrm{~V}$, but Slave B is driving 0.4 V , so the voltage at Slave B is 0.4 V . The output of buffer C is $\sim 0.5 \mathrm{~V}$. When the Master pull-down turns off, the input of buffer A rises and so does its output, the common node, because it is the only part driving the node. The common node will rise to 0.5 V before buffer B's output turns on, if the pull-up is strong the node may bounce. If the bounce goes above the threshold for the rising edge accelerator $\sim 0.6 \mathrm{~V}$ the accelerators on both buffer A and buffer C will fire contending with the output of buffer B. The node on the input of buffer A will go HIGH as will the input node of buffer C . After the common node voltage is stable for a while the rising edge accelerators will turn off and the common node will return to $\sim 0.5 \mathrm{~V}$ because the buffer B is still on. The voltage at both the Master and Slave C nodes would then fall to $\sim 0.6 \mathrm{~V}$ until Slave B turned off. This would not cause a failure on the data line as long as the return to 0.5 V on the common node ( $\sim 0.6 \mathrm{~V}$ at the Master and Slave C) occurred before the data setup time. If this were the SCL line, the parts on buffer $A$ and buffer $C$ would see a false clock rather than a stretched clock, which would cause a system error.

### 8.4 Propagation delays

The delay for a rising edge is determined by the combined pull-up current from the bus resistors and the rise time accelerator current source and the effective capacitance on the lines. If the pull-up currents are the same, any difference in rise time is directly proportional to the difference in capacitance between the two sides. The tpLH may be negative if the output capacitance is less than the input capacitance and would be positive if the output capacitance is larger than the input capacitance, when the currents are the same.

The $t_{\text {PHL }}$ can never be negative because the output does not start to fall until the input is below $0.7 \mathrm{~V}_{\mathrm{CC}}$ (or $0.7 \mathrm{~V}_{\mathrm{CC} 2}$ for SDAOUT and SCLOUT), and the output turn on has a non-zero delay, and the output has a limited maximum slew rate, and even if the input slew
rate is slow enough that the output catches up it will still lag the falling voltage of the input by the offset voltage. The maximum tphl occurs when the input is driven LOW with zero delay and the output is still limited by its turn-on delay and the falling edge slew rate. The output falling edge slew rate is a function of the internal maximum slew rate which is a function of temperature, $\mathrm{V}_{\mathrm{CC}}$ or $\mathrm{V}_{\mathrm{CC} 2}$ and process, as well as the load current and the load capacitance.

### 8.5 Rise time accelerators

During positive bus transactions, a 2 mA current source is switched on to quickly slew the SDA and SCL lines HIGH once the input level of 0.6 V for the PCA9512A is exceeded. The rising edge rate should be at least $1.25 \mathrm{~V} / \mu$ s to guarantee turn on of the accelerators. The built-in $\Delta \mathrm{V} / \Delta t$ rise time accelerators on all SDA and SCL lines requires the bus pull-up voltage and respective supply voltage ( $\mathrm{V}_{\mathrm{CC}}$ or $\mathrm{V}_{\mathrm{CC} 2}$ ) to be the same. The built-in $\Delta \mathrm{V} / \Delta \mathrm{t}$ rise time accelerators can be disabled through the ACC pin for lightly loaded systems.

### 8.6 ACC boost current enable

Users having lightly loaded systems may wish to disable the rise time accelerators. Driving this pin to ground turns off the rise time accelerators on all four SDAn and SCLn pins. Driving this pin to the $\mathrm{V}_{\mathrm{CC} 2}$ voltage enables normal operation of the rise time accelerators.

### 8.7 Resistor pull-up value selection

The system pull-up resistors must be strong enough to provide a positive slew rate of $1.25 \mathrm{~V} / \mu \mathrm{s}$ on the SDAn and SCLn pins, in order to activate the boost pull-up currents during rising edges. Choose maximum resistor value using the formula given in Equation 1:
$R_{P U} \leq 800 \times 10^{3}\left(\frac{V_{C C(\text { min })}-0.6}{C}\right)$
where $R_{P U}$ is the pull-up resistor value in $\Omega, V_{C C(m i n)}$ is the minimum $V_{C C}$ voltage in volts, and C is the equivalent bus capacitance in picofarads.

In addition, regardless of the bus capacitance, always choose $R_{P U} \leq 65.7 \mathrm{k} \Omega$ for $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ maximum, $\mathrm{R}_{\mathrm{PU}} \leq 45 \mathrm{k} \Omega$ for $\mathrm{V}_{\mathrm{CC}}=3.6 \mathrm{~V}$ maximum. The start-up circuitry requires logic HIGH voltages on SDAOUT and SCLOUT to connect the backplane to the card, and these pull-up values are needed to overcome the precharge voltage. See the curves in Figure 5 and Figure 6 for guidance in resistor pull-up selection.

(1) Unshaded area indicates recommended pull-up, for rise time $<300 \mathrm{~ns}$, with rise time accelerator turned on.
(2) Rise time accelerator off.

Fig 5. Bus requirements for 3.3 V systems

(1) Unshaded area indicates recommended pull-up, for rise time $<300 \mathrm{~ns}$, with rise time accelerator turned on.
(2) Rise time accelerator off.

Fig 6. Bus requirements for 5 V systems

### 8.8 Hot swapping and capacitance buffering application

Figure 7 through Figure 9 illustrate the usage of the PCA9512A in applications that take advantage of both its hot swapping and capacitance buffering features. In all of these applications, note that if the I/O cards were plugged directly into the backplane, all of the backplane and card capacitances would add directly together, making rise time and fall time requirements difficult to meet. Placing a bus buffer on the edge of each card, however, isolates the card capacitance from the backplane. For a given I/O card, the PCA9512A drives the capacitance of everything on the card and the backplane must drive only the capacitance of the bus buffer, which is less than 10 pF , the connector, trace, and all additional cards on the backplane.

See Application Note AN10160, 'Hot Swap Bus Buffer' for more information on applications and technical assistance.


Remark: Application assumes bus capacitance within 'proper operation' region of Figure 5 and Figure 6.
Fig 7. Hot swapping multiple I/O cards into a backplane using the PCA9512A in a cPCI, VME, and AdvancedTCA system


Remark: Application assumes bus capacitance within 'proper operation' region of Figure 5 and Figure 6.
Fig 8. Hot swapping multiple I/O cards into a backplane using the PCA9512A with a custom connector


Remark: Application assumes bus capacitance within 'proper operation' region of Figure 5 and Figure 6.
Fig 9. 5 V to 3.3 V level translator and bus buffer

## 9. Application design-in information



Fig 10. Typical application

## 10. Limiting values

Table 4. Limiting values
In accordance with the Absolute Maximum Rating System (IEC 60134).

| Symbol | Parameter | Conditions | Min | Max | Unit |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{V}_{\mathrm{CC}}$ | supply voltage | -0.5 | +7 | V |  |
| $\mathrm{~V}_{\mathrm{CC} 2}$ | supply voltage 2[1] |  | -0.5 | +7 | V |
| $\mathrm{~V}_{\mathrm{n}}$ | voltage on any other pin | -0.5 | +7 | V |  |
| $\mathrm{I}_{\mathrm{I}}$ | input current | $\underline{[2]}$ | - | $\pm 20$ | mA |
| $\mathrm{I}_{/ / \mathrm{O}}$ | input/output current | $\underline{[3]}$ | - | $\pm 50$ | mA |
| $\mathrm{~T}_{\text {oper }}$ | operating temperature | -40 | +85 | ${ }^{\circ} \mathrm{C}$ |  |
| $\mathrm{T}_{\text {stg }}$ | storage temperature |  | -65 | +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {sp }}$ | solder point temperature | 10 s maximum | - | 300 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{j}(\max )}$ | maximum junction temperature |  | - | 125 | ${ }^{\circ} \mathrm{C}$ |

[1] Card side supply voltage.
[2] Maximum current for inputs.
[3] Maximum current for I/O pins.

## 11. Characteristics

Table 5. Characteristics
$V_{C C}=2.7 \mathrm{~V}$ to 5.5 V ; $T_{\text {amb }}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$; unless otherwise specified.

| Symbol | Parameter | Conditions |  | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Power supply |  |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{CC}}$ | supply voltage |  |  | 2.7 | - | 5.5 | V |
| $\mathrm{V}_{\mathrm{CC} 2}$ | supply voltage 2[2] |  | [1] | 2.7 | - | 5.5 | V |
| ICC | supply current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V} ; \\ & \mathrm{V}_{\mathrm{SDAIN}}=\mathrm{V}_{\mathrm{SCLIN}}=0 \mathrm{~V} \end{aligned}$ |  | - | 1.8 | 3.6 | mA |
| $\mathrm{I}_{\mathrm{CC2}}$ | supply current 2 | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V} ; \\ & \mathrm{V}_{\text {SDAOUT }}=\mathrm{V}_{\text {SCLOUT }}=0 \mathrm{~V} \end{aligned}$ |  | - | 1.7 | 2.9 | mA |
| Start-up circuitry |  |  |  |  |  |  |  |
| $V_{\text {pch }}$ | precharge voltage | SDA, SCL floating | [1] | 0.8 | 1.1 | 1.2 | V |
| $\mathrm{t}_{\text {en }}$ | enable time | on power-up | [3] | - | 180 | - | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {idle }}$ | idle time |  | [1][4] | 50 | 140 | 250 | $\mu \mathrm{s}$ |
| Rise time accelerators |  |  |  |  |  |  |  |
| $\mathrm{Itrt}_{\text {(pu) }}$ | transient boosted pull-up current | positive transition on SDA, $\begin{aligned} & \mathrm{SCL} ; \mathrm{V}_{\mathrm{ACC}}=0.7 \times \mathrm{V}_{\mathrm{CC} 2} ; \\ & \mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V} ; \\ & \text { slew rate }=1.25 \mathrm{~V} / \mu \mathrm{s} \end{aligned}$ | [5][6] | 1 | 2 | - | mA |
| $\mathrm{V}_{\text {th(dis)(ACC) }}$ | disable threshold voltage on pin ACC |  |  | $0.3 \mathrm{~V}_{\mathrm{CC} 2}$ | $0.5 \mathrm{~V}_{\mathrm{CC} 2}$ | - | V |
| $\mathrm{V}_{\text {th(en)(ACC) }}$ | enable threshold voltage on pin ACC |  |  | - | $0.5 \mathrm{~V}_{\mathrm{CC} 2}$ | $0.7 \mathrm{~V}_{\mathrm{CC} 2}$ | V |
| $I_{\text {( } A C C)}$ | input current on pin ACC |  |  | -1 | $\pm 0.1$ | +1 | $\mu \mathrm{A}$ |
| tPD (on/off)(ACC) | on/off propagation delay on pin ACC |  |  | - | 5 | - | ns |
| Input-output connection |  |  |  |  |  |  |  |
| $\mathrm{V}_{\text {offset }}$ | offset voltage | $10 \mathrm{k} \Omega$ to $\mathrm{V}_{\mathrm{CC}}$ on SDA, SCL; $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}$; $\mathrm{V}_{\mathrm{CC} 2}=3.3 \mathrm{~V}$; $\mathrm{V}_{\mathrm{I}}=0.2 \mathrm{~V}$ | [1][7] | 0 | 115 | 175 | mV |
| $\mathrm{C}_{i}$ | input capacitance | digital; guaranteed by design, not subject to test |  | - | - | 10 | pF |
| $\mathrm{V}_{\mathrm{OL}}$ | LOW-level output voltage | $\begin{aligned} & \mathrm{V}_{1}=0 \mathrm{~V} ; \mathrm{SDAn}, \text { SCLn pins; } \\ & \mathrm{I}_{\text {sink }}=3 \mathrm{~mA} ; \mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V} ; \\ & \mathrm{V}_{\mathrm{CC} 2}=2.7 \mathrm{~V} \end{aligned}$ |  | 0 | 0.3 | 0.4 | V |
| l LI | input leakage current | SDAn, SCLn pins; $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{CC} 2}=5.5 \mathrm{~V}$ |  | -1 | - | +1 | $\mu \mathrm{A}$ |

Table 5. Characteristics ...continued
$V_{C C}=2.7 \mathrm{~V}$ to 5.5 V ; $T_{\text {amb }}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$; unless otherwise specified.

| Symbol | Parameter | Conditions |  | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| System characteristics |  |  |  |  |  |  |  |
| $\mathrm{f}_{\text {SCL }}$ | SCL clock frequency |  | [8] | 0 | - | 400 | kHz |
| $\mathrm{t}_{\text {BUF }}$ | bus free time between a STOP and START condition |  | [8] | 1.3 | - | - | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{HD} ; \mathrm{STA}}$ | hold time (repeated) START condition |  | [8] | 0.6 | - | - | $\mu \mathrm{s}$ |
| tsu;STA | set-up time for a repeated START condition |  | [8] | 0.6 | - | - | $\mu \mathrm{S}$ |
| tsu;sto | set-up time for STOP condition |  | [8] | 0.6 | - | - | $\mu \mathrm{S}$ |
| $t_{\text {HD } ; \text { DAT }}$ | data hold time |  | [8] |  | - | - | ns |
| $\mathrm{t}_{\text {SU; }{ }_{\text {DAT }}}$ | data set-up time |  |  |  | - | - | ns |
| tow | LOW period of the SCL clock |  |  |  | - | - | $\mu \mathrm{S}$ |
| $t_{\text {HIGH }}$ | HIGH period of the SCL clock |  |  |  | - | - | $\mu \mathrm{S}$ |
| $\mathrm{t}_{\mathrm{f}}$ | fall time of both SDA and SCL signals |  |  | $20+0.1 \times C_{b}$ | - | 300 | ns |
| $\mathrm{tr}_{\mathrm{r}}$ | rise time of both SDA and SCL signals |  |  | $20+0.1 \times C_{b}$ | - | 300 | ns |

[1] This specification applies over the full operating temperature range.
[2] Card side supply voltage.
[3] The enable time is from power-up of $\mathrm{V}_{\mathrm{CC}}$ and $\mathrm{V}_{\mathrm{CC} 2} \geq 2.7 \mathrm{~V}$ to when idle or stop time begins.
[4] Idle time is from when SDAn and SCLn are HIGH after enable time has been met.
[5] $I_{\text {trt(pu) }}$ varies with temperature and $\mathrm{V}_{\mathrm{CC}}$ voltage, as shown in Section 11.1 "Typical performance characteristics".
[6] Input pull-up voltage should not exceed power supply voltage in operating mode because the rise time accelerator will clamp the voltage to the positive supply rail.
[7] The connection circuitry always regulates its output to a higher voltage than its input. The magnitude of this offset voltage as a function of the pull-up resistor and $\mathrm{V}_{\mathrm{CC}}$ voltage is shown in Section 11.1 "Typical performance characteristics".
[8] Guaranteed by design, not production tested.
[9] $\mathrm{C}_{\mathrm{b}}=$ total capacitance of one bus line in pF .

### 11.1 Typical performance characteristics


$I_{\mathrm{cc} 2}($ pin 1$)$ typical current averages 0.1 mA less than $\mathrm{I}_{\mathrm{cc}}$ on pin 8.

Fig 11. $\mathrm{I}_{\mathrm{CC}}$ versus temperature


Fig 13. Input/output $t_{\text {PHL }}$ versus temperature


Fig 12. $\mathrm{I}_{\mathrm{tr}(\mathrm{pu})}$ versus temperature

$\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}$ or 5.5 V
Fig 14. Connection circuitry $\mathrm{V}_{\mathrm{O}}-\mathrm{V}_{\mathrm{I}}$

## 12. Test information


$R_{L}=$ load resistor
$C_{L}=$ load capacitance includes jig and probe capacitance
$R_{T}=$ termination resistance should be equal to the output impedance $Z_{0}$ of the pulse generator
Fig 15. Test circuitry for switching times

## 13. Package outline



DIMENSIONS (inch dimensions are derived from the original mm dimensions)

| UNIT | A max. | $\mathrm{A}_{1}$ | $\mathrm{A}_{2}$ | $\mathrm{A}_{3}$ | $b_{p}$ | C | $D^{(1)}$ | $E^{(2)}$ | e | $\mathrm{HE}_{\mathrm{E}}$ | L | $L_{p}$ | Q | v | W | y | $Z^{(1)}$ | $\theta$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| mm | 1.75 | $\begin{aligned} & 0.25 \\ & 0.10 \end{aligned}$ | $\begin{aligned} & 1.45 \\ & 1.25 \end{aligned}$ | 0.25 | $\begin{aligned} & 0.49 \\ & 0.36 \end{aligned}$ | $\begin{aligned} & 0.25 \\ & 0.19 \end{aligned}$ | $\begin{aligned} & 5.0 \\ & 4.8 \end{aligned}$ | $\begin{aligned} & 4.0 \\ & 3.8 \end{aligned}$ | 1.27 | $\begin{aligned} & 6.2 \\ & 5.8 \end{aligned}$ | 1.05 | $\begin{aligned} & 1.0 \\ & 0.4 \end{aligned}$ | $\begin{aligned} & 0.7 \\ & 0.6 \end{aligned}$ | 0.25 | 0.25 | 0.1 | $\begin{aligned} & 0.7 \\ & 0.3 \end{aligned}$ | $\begin{aligned} & 8^{\circ} \\ & 0^{\circ} \end{aligned}$ |
| inches | 0.069 | $\begin{aligned} & 0.010 \\ & 0.004 \end{aligned}$ | $\begin{aligned} & 0.057 \\ & 0.049 \end{aligned}$ | 0.01 | $\begin{aligned} & 0.019 \\ & 0.014 \end{aligned}$ | $\left.\begin{aligned} & 0.0100 \\ & 0.0075 \end{aligned} \right\rvert\,$ | $\begin{aligned} & 0.20 \\ & 0.19 \end{aligned}$ | $\begin{aligned} & 0.16 \\ & 0.15 \end{aligned}$ | 0.05 | $\begin{aligned} & 0.244 \\ & 0.228 \end{aligned}$ | 0.041 | $\begin{aligned} & 0.039 \\ & 0.016 \end{aligned}$ | $\begin{aligned} & 0.028 \\ & 0.024 \end{aligned}$ | 0.01 | 0.01 | 0.004 | $\begin{aligned} & 0.028 \\ & 0.012 \end{aligned}$ |  |

Notes

1. Plastic or metal protrusions of 0.15 mm ( 0.006 inch) maximum per side are not included.
2. Plastic or metal protrusions of $0.25 \mathrm{~mm}(0.01 \mathrm{inch})$ maximum per side are not included.


Fig 16. Package outline SOT96-1 (SO8)
PCA9512A_4


detail X

DIMENSIONS (mm are the original dimensions)

| UNIT | $\mathbf{A}$ <br> max. | $\mathbf{A}_{\mathbf{1}}$ | $\mathbf{A}_{\mathbf{2}}$ | $\mathbf{A}_{\mathbf{3}}$ | $\mathbf{b}_{\mathbf{p}}$ | $\mathbf{c}$ | $\mathbf{D}^{(1)}$ | $\mathbf{E}^{(\mathbf{2})}$ | $\mathbf{e}$ | $\mathbf{H}_{\mathbf{E}}$ | $\mathbf{L}$ | $\mathbf{L}_{\mathbf{p}}$ | $\mathbf{v}$ | $\mathbf{w}$ | $\mathbf{y}$ | $\mathbf{Z}^{(\mathbf{1})}$ | $\boldsymbol{\theta}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| mm | 1.1 | 0.15 | 0.95 | 0.25 | 0.45 | 0.28 | 3.1 | 3.1 | 0.65 | 5.1 | 0.94 | 0.7 | 0.1 | 0.1 | 0.1 | 0.70 | $6^{\circ}$ |
|  | 0.05 | 0.80 | 0.25 | 0.25 | 0.15 | 2.9 | 2.9 | 0.6 | 4.7 |  | 0.4 |  | 0.1 | 0.35 | $0^{\circ}$ |  |  |

## Notes

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
2. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

| OUTLINE VERSION | REFERENCES |  |  | EUROPEAN PROJECTION | ISSUE DATE |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | IEC | JEDEC | JEITA |  |  |
| SOT505-1 |  |  |  | $\square$ (+) | $\begin{aligned} & \hline-99-04-09 \\ & 03-02-18 \end{aligned}$ |

Fig 17. Package outline SOT505-1 (TSSOP8)
PCA9512A_4

## 14. Soldering of SMD packages

This text provides a very brief insight into a complex technology. A more in-depth account of soldering ICs can be found in Application Note AN10365 "Surface mount reflow soldering description".

### 14.1 Introduction to soldering

Soldering is one of the most common methods through which packages are attached to Printed Circuit Boards (PCBs), to form electrical circuits. The soldered joint provides both the mechanical and the electrical connection. There is no single soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and Surface Mount Devices (SMDs) are mixed on one printed wiring board; however, it is not suitable for fine pitch SMDs. Reflow soldering is ideal for the small pitches and high densities that come with increased miniaturization.

### 14.2 Wave and reflow soldering

Wave soldering is a joining technology in which the joints are made by solder coming from a standing wave of liquid solder. The wave soldering process is suitable for the following:

- Through-hole components
- Leaded or leadless SMDs, which are glued to the surface of the printed circuit board

Not all SMDs can be wave soldered. Packages with solder balls, and some leadless packages which have solder lands underneath the body, cannot be wave soldered. Also, leaded SMDs with leads having a pitch smaller than $\sim 0.6 \mathrm{~mm}$ cannot be wave soldered, due to an increased probability of bridging.

The reflow soldering process involves applying solder paste to a board, followed by component placement and exposure to a temperature profile. Leaded packages, packages with solder balls, and leadless packages are all reflow solderable.

Key characteristics in both wave and reflow soldering are:

- Board specifications, including the board finish, solder masks and vias
- Package footprints, including solder thieves and orientation
- The moisture sensitivity level of the packages
- Package placement
- Inspection and repair
- Lead-free soldering versus SnPb soldering


### 14.3 Wave soldering

Key characteristics in wave soldering are:

- Process issues, such as application of adhesive and flux, clinching of leads, board transport, the solder wave parameters, and the time during which components are exposed to the wave
- Solder bath specifications, including temperature and impurities


## Level shifting hot swappable $\mathrm{I}^{2} \mathrm{C}$-bus and SMBus bus buffer

### 14.4 Reflow soldering

Key characteristics in reflow soldering are:

- Lead-free versus SnPb soldering; note that a lead-free reflow process usually leads to higher minimum peak temperatures (see Figure 18) than a SnPb process, thus reducing the process window
- Solder paste printing issues including smearing, release, and adjusting the process window for a mix of large and small components on one board
- Reflow temperature profile; this profile includes preheat, reflow (in which the board is heated to the peak temperature) and cooling down. It is imperative that the peak temperature is high enough for the solder to make reliable solder joints (a solder paste characteristic). In addition, the peak temperature must be low enough that the packages and/or boards are not damaged. The peak temperature of the package depends on package thickness and volume and is classified in accordance with Table 6 and 7

Table 6. SnPb eutectic process (from J-STD-020C)

| Package thickness $(\mathrm{mm})$ | Package reflow temperature $\left({ }^{\circ} \mathrm{C}\right)$ |  |
| :--- | :--- | :--- |
|  | Volume $\left(\mathrm{mm}^{3}\right)$ |  |
|  | $<350$ | $\geq 350$ |
|  | 235 | 220 |
|  | 220 | 220 |

Table 7. Lead-free process (from J-STD-020C)

| Package thickness (mm) | Package reflow temperature ( ${ }^{\circ} \mathrm{C}$ ) |  |  |
| :---: | :---: | :---: | :---: |
|  | Volume (mm ${ }^{\text {3 }}$ ) |  |  |
|  | < 350 | 350 to 2000 | > 2000 |
| < 1.6 | 260 | 260 | 260 |
| 1.6 to 2.5 | 260 | 250 | 245 |
| > 2.5 | 250 | 245 | 245 |

Moisture sensitivity precautions, as indicated on the packing, must be respected at all times.

Studies have shown that small packages reach higher temperatures during reflow soldering, see Figure 18.

Level shifting hot swappable ${ }^{2} \mathrm{C}$-bus and SMBus bus buffer


For further information on temperature profiles, refer to Application Note AN10365 "Surface mount reflow soldering description".

## 15. Abbreviations

Table 8. Abbreviations

| Acronym | Description |
| :--- | :--- |
| AdvancedTCA | Advanced Telecommunications Computing Architecture |
| CDM | Charged-Device Model |
| cPCI | compact Peripheral Component Interface |
| ESD | Electrostatic Discharge |
| HBM | Human Body Model |
| I $^{2}$ C-bus | Inter-Integrated Circuit bus |
| MM | Machine Model |
| PCI | Peripheral Component Interface |
| PICMG | PCI Industrial Computer Manufacturers Group |
| SMBus | System Management Bus |
| VME | VERSAModule Eurocard |

## 16. Revision history

Table 9. Revision history

| Document ID | Release date | Data sheet status | Change notice | Supersedes |
| :--- | :---: | :---: | :--- | :--- |
| PCA9512A_4 | 20090819 | Product data sheet | - | PCA9512A_3 |

## 17. Legal information

### 17.1 Data sheet status

| Document status $\underline{[1][2]}$ | Product status[] | Definition |
| :--- | :--- | :--- |
| Objective [short] data sheet | Development | This document contains data from the objective specification for product development. |
| Preliminary [short] data sheet | Qualification | This document contains data from the preliminary specification. |
| Product [short] data sheet | Production | This document contains the product specification. |

[1] Please consult the most recently issued document before initiating or completing a design.
[2] The term 'short data sheet' is explained in section "Definitions".
[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

### 17.2 Definitions

Draft - The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet - A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

### 17.3 Disclaimers

General - Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

Right to make changes - NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.
Suitability for use - NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental
damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications - Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Limiting values - Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.
Terms and conditions of sale - NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

No offer to sell or license - Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control - This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from national authorities.

### 17.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.
$\mathrm{I}^{2} \mathrm{C}$-bus - logo is a trademark of NXP B.V.

## 18. Contact information

## For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

## 19. Contents

1 General description ..... 1
2 Features ..... 1
3 Applications ..... 2
4 Feature selection ..... 2
5 Ordering information ..... 2
6 Block diagram ..... 3
7 Pinning information ..... 4
7.1 Pinning ..... 4
7.2 Pin description ..... 4
8 Functional description ..... 4
8.1 Start-up ..... 4
8.2 Connect circuitry ..... 5
8.3 Maximum number of devices in series ..... 5
8.4 Propagation delays ..... 6
8.5 Rise time accelerators ..... 7
8.6 ACC boost current enable. ..... 7
8.7 Resistor pull-up value selection ..... 7
8.8 Hot swapping and capacitance buffering application ..... 9
9 Application design-in information ..... 11
10 Limiting values ..... 11
11 Characteristics ..... 12
11.1 Typical performance characteristics ..... 14
12 Test information ..... 15
13 Package outline ..... 16
14 Soldering of SMD packages ..... 18
14.1 Introduction to soldering ..... 18
14.2 Wave and reflow soldering ..... 18
14.3 Wave soldering ..... 18
14.4 Reflow soldering ..... 19
15 Abbreviations ..... 20
16 Revision history. ..... 21
17 Legal information. ..... 22
17.1 Data sheet status ..... 22
17.2 Definitions ..... 22
17.3 Disclaimers ..... 22
17.4 Trademarks ..... 22
18 Contact information ..... 22
19 Contents ..... 23
founded by


[^0]:    - Bidirectional buffer for SDA and SCL lines increases fan-out and prevents SDA and SCL corruption during live board insertion and removal from multipoint backplane systems
    - Compatible with $\mathrm{I}^{2} \mathrm{C}$-bus Standard mode, $\mathrm{I}^{2} \mathrm{C}$-bus Fast mode, and SMBus standards

    ■ Built-in $\Delta \mathrm{V} / \Delta \mathrm{t}$ rise time accelerators on all SDA and SCL lines ( 0.6 V threshold) with ability to disable $\Delta \mathrm{V} / \Delta$ t rise time accelerator through the ACC pin for lightly loaded systems, requires the bus pull-up voltage and respective supply voltage ( $\mathrm{V}_{\mathrm{CC}}$ or $\mathrm{V}_{\mathrm{CC} 2}$ ) to be the same

    - 5 V to 3.3 V level translation with optimum noise margin
    - High-impedance SDAn and SCLn pins for $\mathrm{V}_{\mathrm{CC}}$ or $\mathrm{V}_{\mathrm{CC} 2}=0 \mathrm{~V}$
    - 1 V precharge on all SDAn and SCLn pins
    $\square$ Supports clock stretching and multiple master arbitration and synchronization
    - Operating power supply voltage range: 2.7 V to 5.5 V

    ■ 0 Hz to 400 kHz clock frequency

[^1]:    [1] Also known as MSOP8

